Abstract: An 18-bit decimator design for sigma-delta analog to digital converter with variable oversampling rate for audio application was successfully implemented in TSMC 0.13 um Logic CMOS ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results